arm: rmobile: Add Stout board support
Stout is an entry level development board based on R-Car H2 SoC (R8A7790) This commit supports the following peripherals: - SCIFA, I2C, Ethernet, QSPI, SDHI0/2, CPLD Signed-off-by: Vladimir Barinov <vladimir.barinov@cogentembedded.com> Signed-off-by: Nobuhiro Iwamatsu <iwamatsu@nigauri.org>
This commit is contained in:
Vladimir Barinov
committed by
Nobuhiro Iwamatsu
Nobuhiro Iwamatsu
parent
b8f91e2c92
commit
21871138b7
232
board/renesas/stout/stout.c
Normal file
232
board/renesas/stout/stout.c
Normal file
@@ -0,0 +1,232 @@
|
||||
/*
|
||||
* board/renesas/stout/stout.c
|
||||
* This file is Stout board support.
|
||||
*
|
||||
* Copyright (C) 2015 Renesas Electronics Europe GmbH
|
||||
* Copyright (C) 2015 Renesas Electronics Corporation
|
||||
* Copyright (C) 2015 Cogent Embedded, Inc.
|
||||
*
|
||||
* SPDX-License-Identifier: GPL-2.0
|
||||
*/
|
||||
|
||||
#include <common.h>
|
||||
#include <malloc.h>
|
||||
#include <netdev.h>
|
||||
#include <dm.h>
|
||||
#include <dm/platform_data/serial_sh.h>
|
||||
#include <asm/processor.h>
|
||||
#include <asm/mach-types.h>
|
||||
#include <asm/io.h>
|
||||
#include <asm/errno.h>
|
||||
#include <asm/arch/sys_proto.h>
|
||||
#include <asm/gpio.h>
|
||||
#include <asm/arch/rmobile.h>
|
||||
#include <asm/arch/rcar-mstp.h>
|
||||
#include <asm/arch/mmc.h>
|
||||
#include <asm/arch/sh_sdhi.h>
|
||||
#include <miiphy.h>
|
||||
#include <i2c.h>
|
||||
#include <mmc.h>
|
||||
#include "qos.h"
|
||||
#include "cpld.h"
|
||||
|
||||
DECLARE_GLOBAL_DATA_PTR;
|
||||
|
||||
#define CLK2MHZ(clk) (clk / 1000 / 1000)
|
||||
void s_init(void)
|
||||
{
|
||||
struct rcar_rwdt *rwdt = (struct rcar_rwdt *)RWDT_BASE;
|
||||
struct rcar_swdt *swdt = (struct rcar_swdt *)SWDT_BASE;
|
||||
|
||||
/* Watchdog init */
|
||||
writel(0xA5A5A500, &rwdt->rwtcsra);
|
||||
writel(0xA5A5A500, &swdt->swtcsra);
|
||||
|
||||
/* CPU frequency setting. Set to 1.4GHz */
|
||||
if (rmobile_get_cpu_rev_integer() >= R8A7790_CUT_ES2X) {
|
||||
u32 stat = 0;
|
||||
u32 stc = ((1400 / CLK2MHZ(CONFIG_SYS_CLK_FREQ)) - 1)
|
||||
<< PLL0_STC_BIT;
|
||||
clrsetbits_le32(PLL0CR, PLL0_STC_MASK, stc);
|
||||
|
||||
do {
|
||||
stat = readl(PLLECR) & PLL0ST;
|
||||
} while (stat == 0x0);
|
||||
}
|
||||
|
||||
/* QoS(Quality-of-Service) Init */
|
||||
qos_init();
|
||||
}
|
||||
|
||||
#define TMU0_MSTP125 (1 << 25)
|
||||
#define SCIFA0_MSTP204 (1 << 4)
|
||||
#define SDHI0_MSTP314 (1 << 14)
|
||||
#define SDHI2_MSTP312 (1 << 12)
|
||||
#define ETHER_MSTP813 (1 << 13)
|
||||
|
||||
#define MSTPSR3 0xE6150048
|
||||
#define SMSTPCR3 0xE615013C
|
||||
|
||||
#define SD2CKCR 0xE6150078
|
||||
#define SD2_97500KHZ 0x7
|
||||
|
||||
int board_early_init_f(void)
|
||||
{
|
||||
/* TMU0 */
|
||||
mstp_clrbits_le32(MSTPSR1, SMSTPCR1, TMU0_MSTP125);
|
||||
/* SCIFA0 */
|
||||
mstp_clrbits_le32(MSTPSR2, SMSTPCR2, SCIFA0_MSTP204);
|
||||
/* ETHER */
|
||||
mstp_clrbits_le32(MSTPSR8, SMSTPCR8, ETHER_MSTP813);
|
||||
/* SDHI0,2 */
|
||||
mstp_clrbits_le32(MSTPSR3, SMSTPCR3, SDHI0_MSTP314 | SDHI2_MSTP312);
|
||||
|
||||
/*
|
||||
* SD0 clock is set to 97.5MHz by default.
|
||||
* Set SD2 to the 97.5MHz as well.
|
||||
*/
|
||||
writel(SD2_97500KHZ, SD2CKCR);
|
||||
|
||||
return 0;
|
||||
}
|
||||
|
||||
int board_init(void)
|
||||
{
|
||||
/* adress of boot parameters */
|
||||
gd->bd->bi_boot_params = CONFIG_SYS_SDRAM_BASE + 0x100;
|
||||
|
||||
/* Init PFC controller */
|
||||
r8a7790_pinmux_init();
|
||||
|
||||
cpld_init();
|
||||
|
||||
#ifdef CONFIG_SH_ETHER
|
||||
/* ETHER Enable */
|
||||
gpio_request(GPIO_FN_ETH_CRS_DV, NULL);
|
||||
gpio_request(GPIO_FN_ETH_RX_ER, NULL);
|
||||
gpio_request(GPIO_FN_ETH_RXD0, NULL);
|
||||
gpio_request(GPIO_FN_ETH_RXD1, NULL);
|
||||
gpio_request(GPIO_FN_ETH_LINK, NULL);
|
||||
gpio_request(GPIO_FN_ETH_REF_CLK, NULL);
|
||||
gpio_request(GPIO_FN_ETH_MDIO, NULL);
|
||||
gpio_request(GPIO_FN_ETH_TXD1, NULL);
|
||||
gpio_request(GPIO_FN_ETH_TX_EN, NULL);
|
||||
gpio_request(GPIO_FN_ETH_MAGIC, NULL);
|
||||
gpio_request(GPIO_FN_ETH_TXD0, NULL);
|
||||
gpio_request(GPIO_FN_ETH_MDC, NULL);
|
||||
gpio_request(GPIO_FN_IRQ1, NULL);
|
||||
|
||||
gpio_request(GPIO_GP_3_31, NULL); /* PHY_RST */
|
||||
gpio_direction_output(GPIO_GP_3_31, 0);
|
||||
mdelay(20);
|
||||
gpio_set_value(GPIO_GP_3_31, 1);
|
||||
udelay(1);
|
||||
#endif
|
||||
|
||||
return 0;
|
||||
}
|
||||
|
||||
#define CXR24 0xEE7003C0 /* MAC address high register */
|
||||
#define CXR25 0xEE7003C8 /* MAC address low register */
|
||||
int board_eth_init(bd_t *bis)
|
||||
{
|
||||
int ret = -ENODEV;
|
||||
|
||||
#ifdef CONFIG_SH_ETHER
|
||||
u32 val;
|
||||
unsigned char enetaddr[6];
|
||||
|
||||
ret = sh_eth_initialize(bis);
|
||||
if (!eth_getenv_enetaddr("ethaddr", enetaddr))
|
||||
return ret;
|
||||
|
||||
/* Set Mac address */
|
||||
val = enetaddr[0] << 24 | enetaddr[1] << 16 |
|
||||
enetaddr[2] << 8 | enetaddr[3];
|
||||
writel(val, CXR24);
|
||||
|
||||
val = enetaddr[4] << 8 | enetaddr[5];
|
||||
writel(val, CXR25);
|
||||
#endif
|
||||
|
||||
return ret;
|
||||
}
|
||||
|
||||
/* Stout has KSZ8041NL/RNL */
|
||||
#define PHY_CONTROL1 0x1E
|
||||
#define PHY_LED_MODE 0xC0000
|
||||
#define PHY_LED_MODE_ACK 0x4000
|
||||
int board_phy_config(struct phy_device *phydev)
|
||||
{
|
||||
int ret = phy_read(phydev, MDIO_DEVAD_NONE, PHY_CONTROL1);
|
||||
ret &= ~PHY_LED_MODE;
|
||||
ret |= PHY_LED_MODE_ACK;
|
||||
ret = phy_write(phydev, MDIO_DEVAD_NONE, PHY_CONTROL1, (u16)ret);
|
||||
|
||||
return 0;
|
||||
}
|
||||
|
||||
int board_mmc_init(bd_t *bis)
|
||||
{
|
||||
int ret = -ENODEV;
|
||||
|
||||
#ifdef CONFIG_SH_SDHI
|
||||
gpio_request(GPIO_FN_SD0_DAT0, NULL);
|
||||
gpio_request(GPIO_FN_SD0_DAT1, NULL);
|
||||
gpio_request(GPIO_FN_SD0_DAT2, NULL);
|
||||
gpio_request(GPIO_FN_SD0_DAT3, NULL);
|
||||
gpio_request(GPIO_FN_SD0_CLK, NULL);
|
||||
gpio_request(GPIO_FN_SD0_CMD, NULL);
|
||||
gpio_request(GPIO_FN_SD0_CD, NULL);
|
||||
gpio_request(GPIO_FN_SD2_DAT0, NULL);
|
||||
gpio_request(GPIO_FN_SD2_DAT1, NULL);
|
||||
gpio_request(GPIO_FN_SD2_DAT2, NULL);
|
||||
gpio_request(GPIO_FN_SD2_DAT3, NULL);
|
||||
gpio_request(GPIO_FN_SD2_CLK, NULL);
|
||||
gpio_request(GPIO_FN_SD2_CMD, NULL);
|
||||
gpio_request(GPIO_FN_SD2_CD, NULL);
|
||||
|
||||
/* SDHI0 - needs CPLD mux setup */
|
||||
gpio_request(GPIO_GP_3_30, NULL);
|
||||
gpio_direction_output(GPIO_GP_3_30, 1); /* VLDO3=3.3V */
|
||||
gpio_request(GPIO_GP_5_24, NULL);
|
||||
gpio_direction_output(GPIO_GP_5_24, 1); /* power on */
|
||||
|
||||
ret = sh_sdhi_init(CONFIG_SYS_SH_SDHI0_BASE, 0,
|
||||
SH_SDHI_QUIRK_16BIT_BUF);
|
||||
if (ret)
|
||||
return ret;
|
||||
|
||||
/* SDHI2 - needs CPLD mux setup */
|
||||
gpio_request(GPIO_GP_3_29, NULL);
|
||||
gpio_direction_output(GPIO_GP_3_29, 1); /* VLDO4=3.3V */
|
||||
gpio_request(GPIO_GP_5_25, NULL);
|
||||
gpio_direction_output(GPIO_GP_5_25, 1); /* power on */
|
||||
|
||||
ret = sh_sdhi_init(CONFIG_SYS_SH_SDHI2_BASE, 2, 0);
|
||||
#endif
|
||||
return ret;
|
||||
}
|
||||
|
||||
|
||||
int dram_init(void)
|
||||
{
|
||||
gd->ram_size = CONFIG_SYS_SDRAM_SIZE;
|
||||
|
||||
return 0;
|
||||
}
|
||||
|
||||
const struct rmobile_sysinfo sysinfo = {
|
||||
CONFIG_RMOBILE_BOARD_STRING
|
||||
};
|
||||
|
||||
static const struct sh_serial_platdata serial_platdata = {
|
||||
.base = SCIFA0_BASE,
|
||||
.type = PORT_SCIFA,
|
||||
.clk = CONFIG_MP_CLK_FREQ,
|
||||
};
|
||||
|
||||
U_BOOT_DEVICE(stout_serials) = {
|
||||
.name = "serial_sh",
|
||||
.platdata = &serial_platdata,
|
||||
};
|
||||
Reference in New Issue
Block a user