yair/u-boot-tk1-som
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

imx: mx6q: add aipstz init for off platform periph

Browse Source 
Init peripheral access control register of AIPSTZ OPACRx:

Buffer Writes(BW):      0 -> not bufferable,
Supervisor Protect(SP): 0 -> not require supervisor privilege level for accesses.
Write Protect(WP):      0 -> allows write accesses.
Trusted Protect(TP):    0 -> allows unstrusted master

Signed-off-by: Jason Liu <jason.hui@linaro.org>
Cc: Stefano Babic <sbabic@denx.de>
This commit is contained in:
Jason Liu
2012-01-10 00:52:59 +00:00
committed by Albert ARIBAUD
parent 8db9eff6c5
commit f2f7745825
2 changed files with 34 additions and 6 deletions
Download Patch File Download Diff File Expand all files Collapse all files

29
arch/arm/cpu/armv7/mx6/soc.c
View File

@@ -40,18 +40,35 @@ u32 get_cpu_rev(void)
#ifdef CONFIG_ARCH_CPU_INIT #ifdef CONFIG_ARCH_CPU_INIT
void init_aips(void) void init_aips(void)
{ {
u32 reg = AIPS1_BASE_ADDR; struct aipstz_regs *aips1, *aips2;
aips1 = (struct aipstz_regs *)AIPS1_BASE_ADDR;
aips2 = (struct aipstz_regs *)AIPS2_BASE_ADDR;
/* /*
* Set all MPROTx to be non-bufferable, trusted for R/W, * Set all MPROTx to be non-bufferable, trusted for R/W,
* not forced to user-mode. * not forced to user-mode.
*/ */
writel(0x77777777, reg + 0x00); writel(0x77777777, &aips1->mprot0);
writel(0x77777777, reg + 0x04); writel(0x77777777, &aips1->mprot1);
writel(0x77777777, &aips2->mprot0);
writel(0x77777777, &aips2->mprot1);
reg = AIPS2_BASE_ADDR; /*
writel(0x77777777, reg + 0x00); * Set all OPACRx to be non-bufferable, not require
writel(0x77777777, reg + 0x04); * supervisor privilege level for access,allow for
* write access and untrusted master access.
*/
writel(0x00000000, &aips1->opacr0);
writel(0x00000000, &aips1->opacr1);
writel(0x00000000, &aips1->opacr2);
writel(0x00000000, &aips1->opacr3);
writel(0x00000000, &aips1->opacr4);
writel(0x00000000, &aips2->opacr0);
writel(0x00000000, &aips2->opacr1);
writel(0x00000000, &aips2->opacr2);
writel(0x00000000, &aips2->opacr3);
writel(0x00000000, &aips2->opacr4);
} }
int arch_cpu_init(void) int arch_cpu_init(void)

11
arch/arm/include/asm/arch-mx6/imx-regs.h
View File

@@ -232,5 +232,16 @@ struct fuse_bank4_regs {
u32 rsvd3[0x13]; u32 rsvd3[0x13];
}; };
struct aipstz_regs {
u32 mprot0;
u32 mprot1;
u32 rsvd[0xe];
u32 opacr0;
u32 opacr1;
u32 opacr2;
u32 opacr3;
u32 opacr4;
};
#endif /* __ASSEMBLER__*/ #endif /* __ASSEMBLER__*/
#endif /* __ASM_ARCH_MX6_IMX_REGS_H__ */ #endif /* __ASM_ARCH_MX6_IMX_REGS_H__ */