Files
u-boot-tk1-som/include
vijay rai 0c12a1592c powerpc/85xx: Enhance get_sys_info() to check clocking mode
T1040 and it's variants provide "Single Oscillator Source" Reference Clock Mode.

In this mode, single onboard oscillator(DIFF_SYSCLK) can provide the reference clock
(100MHz) to the following PLLs:
• Platform PLL
• Core PLLs
• USB PLL
• DDR PLL, etc

The cfg_eng_use0 of porsr1 register identifies whether the SYSCLK (single-ended) or
DIFF_SYSCLK (differential) is selected as the clock input to the chip.

get_sys_info has been enhanced to add the diff_sysclk so that the
various drivers can be made aware of ths diff sysclk configuration and
act accordingly.

Other changes:
-single_src to ddr_refclk_sel, as it is use for checking ddr reference clock
-Removed the print of single_src from get_sys_info as this will be
-printed whenever somebody calls get_sys_info which is not appropriate.
-Add print of single_src in checkcpu as it is called only once during initialization

Signed-off-by: Poonam Aggrwal <poonam.aggrwal@freescale.com>
Signed-off-by: Priyanka Jain <Priyanka.Jain@freescale.com>
Signed-off-by: Vijay Rai <vijay.rai@freescale.com>
Reviewed-by: York Sun <yorksun@freescale.com>
2014-04-22 17:58:52 -07:00
..
2013-04-01 16:33:52 -04:00
2014-03-04 12:15:29 -05:00
2013-04-01 16:33:52 -04:00
2014-04-17 14:38:30 -04:00
2014-02-04 16:32:20 +01:00
2014-02-21 08:42:47 -05:00
2014-03-17 20:05:48 -06:00
2014-03-23 02:20:09 +01:00
2014-03-04 12:15:29 -05:00
2014-02-19 09:47:34 -05:00
2014-02-19 09:47:34 -05:00
2014-03-21 16:39:36 -04:00
2014-02-20 06:48:23 +01:00
2013-09-24 09:10:33 -04:00
2014-03-17 20:05:49 -06:00
2014-02-19 11:10:04 -05:00
2013-04-01 16:33:52 -04:00
2013-09-20 10:30:54 -04:00
2013-11-09 17:21:01 +01:00
2014-03-17 20:05:49 -06:00
2013-11-09 17:21:01 +01:00
2014-03-05 12:23:48 +01:00
2014-03-21 16:39:35 -04:00
2014-02-19 10:47:43 -05:00
2013-12-04 08:11:28 -05:00
2013-08-28 11:44:59 -04:00