Files
u-boot-tk1-som/include
Thierry Reding 0d79f4f490 ARM: tegra: Make cache line size SoC specific
Currently all Tegra SoCs are assumed to have 32 byte cache lines. This
isn't true for Tegra114, however, which uses 4 Cortex-A15 cores and
therefore uses a cache line size of 64 bytes. Move the cache line size
setting to the per-SoC common configuration file.

Signed-off-by: Thierry Reding <treding@nvidia.com>
Tested-by: Stephen Warren <swarren@nvidia.com>
Reviewed-by: Stephen Warren <swarren@nvidia.com>
Signed-off-by: Tom Warren <twarren@nvidia.com>
2013-08-19 15:31:37 -07:00
..
2013-04-01 16:33:52 -04:00
2013-04-01 16:33:52 -04:00
2013-04-28 11:07:40 +02:00
2013-06-26 10:07:11 -04:00
2013-02-19 17:01:26 -05:00
2013-06-26 10:18:56 -04:00
2013-04-01 16:33:52 -04:00
2013-06-24 19:11:12 -05:00