Files
u-boot-tk1-som/include/asm-ppc
Grant Erickson 5b457d0073 PPC4xx: Correct SDRAM_MCSTAT for PPC405EX(r)
While the PowerPC 405EX(r) shares in common the AMCC/IBM DDR2 SDRAM
controller core also used in the 440SP, 440SPe, 460EX, and 460GT, in
the 405EX(r), SDRAM_MCSTAT has a different DCR value.

Its present value on the 405EX(r) causes a read back of 0xFFFFFFFF
which causes SDRAM initialization to periodically fail since it can
prematurely indicate SDRAM ready status.

Signed-off-by: Grant Erickson <gerickson@nuovations.com>
Signed-off-by: Stefan Roese <sr@denx.de>
2008-07-11 13:18:12 +02:00
..
2008-05-21 00:14:08 +02:00
2008-05-21 00:14:08 +02:00
2001-04-28 17:59:11 +00:00
2005-10-13 16:45:02 +02:00
2008-05-21 00:14:08 +02:00
2000-08-21 15:05:47 +00:00
2008-03-25 19:16:45 -05:00
2008-05-21 00:14:08 +02:00
2008-03-02 21:44:59 +01:00
2005-09-26 00:44:15 +02:00
2001-08-05 15:35:05 +00:00
2003-06-27 21:31:46 +00:00
2000-11-20 17:21:10 +00:00
2003-06-27 21:31:46 +00:00
2003-06-27 21:31:46 +00:00
2001-04-28 17:59:11 +00:00
2008-05-21 00:14:08 +02:00
2008-05-21 00:14:08 +02:00
2003-06-27 21:31:46 +00:00
2008-05-21 00:14:08 +02:00
2001-04-28 17:59:11 +00:00
2000-08-21 15:05:47 +00:00