Xu Ziyuan 9424f14183
usb: dwc2 : invalidate dcache before starting DMA ...
Invalidate dcache before starting the DMA to ensure coherency. In case
there are any dirty lines from the DMA buffer in the cache, subsequent
cache-line replacements may corrupt the buffer in memory while the DMA
is still going on. Cache-line replacement can happen if the CPU tries to
bring some other memory locations into the cache while the DMA is going
on.
Signed-off-by: Ziyuan Xu <xzy.xu@rock-chips.com >
Acked-by: Simon Glass <sjg@chromium.org >
2016-07-25 20:44:19 -06:00
2015-11-02 10:38:00 +09:00
2016-07-16 09:43:12 -04:00
2016-05-24 14:59:57 +02:00
2016-04-11 20:48:25 -04:00
2016-07-24 00:13:10 +09:00
2016-07-14 20:40:24 -06:00
2015-07-14 18:03:16 -06:00
2016-07-21 11:09:23 -07:00
2016-07-16 09:43:12 -04:00
2015-08-12 20:47:44 -04:00
2016-07-11 14:06:44 -06:00
2016-02-23 16:14:46 +05:30
2016-07-16 09:43:12 -04:00
2016-07-24 00:13:10 +09:00
2016-01-27 15:32:05 +01:00
2016-07-24 00:13:10 +09:00
2016-03-17 10:27:24 +08:00
2015-09-02 21:28:22 -06:00
2016-06-19 17:05:55 -06:00
2016-04-18 17:11:43 -04:00
2016-07-22 09:52:59 -04:00
2016-07-24 00:13:10 +09:00
2016-07-24 20:36:29 -05:00
2016-07-15 08:34:34 +02:00
2016-02-05 12:47:21 +08:00
2016-07-12 13:46:01 +08:00
2016-07-24 00:13:10 +09:00
2016-05-25 17:52:39 +02:00
2016-05-25 13:25:18 +09:00
2016-02-24 08:51:14 -08:00
2015-08-18 13:46:02 -04:00
2016-03-14 19:18:37 -04:00
2016-06-19 17:05:55 -06:00
2016-07-14 18:33:11 -04:00
2016-07-24 00:13:10 +09:00
2016-02-06 12:00:59 +01:00
2015-08-18 13:46:05 -04:00
2016-07-09 20:16:34 +05:30
2016-04-11 20:48:22 -04:00
2016-05-05 21:39:26 -04:00
2016-03-14 19:21:44 -04:00
2016-04-15 08:14:37 -06:00
2016-07-25 20:44:19 -06:00
2016-07-16 09:43:12 -04:00
2016-01-07 17:54:53 +01:00
2016-06-19 17:05:55 -06:00
2016-07-22 09:53:00 -04:00
9424f14183