Files
u-boot-tk1-som/include
Michael Barkowski 5bbeea86eb mpc8323erdb: Improve the system performance
The following changes are based on kernel UCC ethernet performance:

1.  Make the CSB bus pipeline depth as 4, and enable the repeat mode
2.  Optimize transactions between QE and CSB.  Added CFG_SPCR_OPT
    switch to enable this setting.

The following changes are based on the App Note AN3369 and
verified to improve memory latency using LMbench:

3.  CS0_CONFIG[AP_n_EN] is changed from 1 to 0
4.  CS0_CONFIG[ODT_WR_CONFIG] set to 1.  Was a reserved setting
    previously.
5.  TIMING_CFG_1[WRREC] is changed from 3clks to 2clks  (based on
    Twr=15ns, and this was already the setting in DDR_MODE)
6.  TIMING_CFG_1[PRETOACT] is changed from 3clks to 2clks. (based on
    Trp=15ns)
7.  TIMING_CFG_1[ACTTOPRE] is changed from 9clks to 6clks. (based on
    Tras=40ns)
8.  TIMING_CFG_1[ACTTORW] is changed from 3clks to 2clks. (based on
    Trcd=15ns)
9.  TIMING_CFG_1[REFREC] changed from 21 clks to 11clks.  (based on
    Trfc=75ns)
10. TIMING_CFG_2[FOUR_ACT] is changed from 10 clks to 7clks.  (based
    on Tfaw=50ns)
11. TIMING_CFG_2[ADD_LAT] and DDR_MODE[AL] changed from 0 to 1 (based
    on CL=3 and WL=2).

Signed-off-by: Michael Barkowski <michael.barkowski@freescale.com>
Acked-by: Kim Phillips <kim.phillips@freescale.com>
2008-03-25 19:16:44 -05:00
..
2008-03-25 22:28:34 +01:00
2003-06-27 21:31:46 +00:00
2006-07-21 15:24:56 +02:00
2008-01-16 14:14:40 +01:00
2008-02-04 19:26:53 -05:00
2003-06-27 21:31:46 +00:00
2006-08-15 14:15:51 +02:00
2006-08-23 10:39:01 -05:00
2006-08-15 14:15:51 +02:00
2003-06-27 21:31:46 +00:00
2005-10-04 23:10:28 +02:00
2007-08-14 18:42:36 +02:00
2004-10-10 18:03:33 +00:00
2007-05-15 23:38:05 +02:00
2005-10-05 02:00:09 +02:00
2002-03-14 16:44:03 +00:00
2008-03-25 22:16:15 +01:00
2000-11-12 23:38:42 +00:00
2006-04-16 10:51:58 +02:00
2004-12-16 17:33:10 +00:00
2008-03-03 00:40:42 +01:00
2003-06-27 21:31:46 +00:00
2007-11-26 19:18:21 +01:00
2005-10-13 16:45:02 +02:00
2002-11-03 00:07:02 +00:00
2003-05-31 18:35:21 +00:00
2002-08-27 10:38:37 +00:00
2001-11-03 22:15:16 +00:00
2007-08-10 19:21:35 -04:00
2002-09-17 21:37:55 +00:00
2003-06-27 21:31:46 +00:00
2004-08-02 23:39:03 +00:00
2003-06-27 21:31:46 +00:00
2008-01-11 16:05:36 +01:00
2003-06-27 21:31:46 +00:00
2001-04-28 17:59:11 +00:00
2003-06-27 21:31:46 +00:00
2008-03-02 21:44:59 +01:00
2008-01-03 21:36:50 -05:00
2004-10-10 21:27:30 +00:00
2004-05-19 21:33:14 +00:00
2003-10-08 23:26:14 +00:00
2006-07-19 13:50:38 +02:00
2002-04-01 14:29:03 +00:00
2007-09-17 08:19:08 +02:00
2008-02-03 23:58:21 +01:00
2000-07-19 14:09:16 +00:00
2004-03-25 15:14:43 +00:00
2008-03-20 21:48:46 +01:00
2003-06-27 21:31:46 +00:00
2006-06-26 10:54:52 +02:00
2001-04-28 17:59:11 +00:00
2002-03-27 13:48:44 +00:00
2003-06-27 21:31:46 +00:00
2007-06-30 18:50:48 +02:00
2003-06-27 21:31:46 +00:00
2003-06-27 21:31:46 +00:00
2007-07-10 00:01:28 +02:00
2005-09-22 09:04:17 +02:00
2003-06-27 21:31:46 +00:00
2008-01-09 13:36:28 +01:00
2008-01-09 13:36:28 +01:00
2002-09-26 02:01:47 +00:00
2007-10-13 21:15:39 +02:00
2003-06-27 21:31:46 +00:00
2004-02-23 16:11:30 +00:00
2004-12-16 21:44:03 +00:00
2006-06-14 18:14:56 +02:00
2007-06-06 10:08:13 +02:00
2006-06-14 18:14:56 +02:00
2006-06-14 17:45:53 +02:00
2006-06-14 18:14:56 +02:00
2001-11-03 22:21:15 +00:00
2003-06-27 21:31:46 +00:00
2000-10-25 11:24:22 +00:00
2002-11-03 00:38:21 +00:00
2001-11-03 22:21:15 +00:00
2002-11-03 00:24:07 +00:00
2002-03-08 21:31:05 +00:00
2005-09-23 11:05:55 +02:00
2006-07-21 15:24:56 +02:00
2003-06-27 21:31:46 +00:00