Files
u-boot-tk1-som/include/asm-ppc
Kumar Gala 202d94875c ppc/85xx: Fix LCRR_CLKDIV defines
For some reason the CLKDIV field varies between SoC in how it interprets
the bit values.

All 83xx and early (e500v1) PQ3 devices support:
 clk/2: CLKDIV = 2
 clk/4: CLKDIV = 4
 clk/8: CLKDIV = 8

Newer PQ3 (e500v2) and MPC86xx support:
 clk/4: CLKDIV = 2
 clk/8: CLKDIV = 4
 clk/16: CLKDIV = 8

Ensure that the MPC86xx and MPC85xx still get the same behavior and make
the defines reflect their logical view (not the value of the field).

Signed-off-by: Kumar Gala <galak@kernel.crashing.org>
Acked-by: Peter Tyser <ptyser@xes-inc.com>
2009-09-24 12:04:57 -05:00
..
2008-05-21 00:14:08 +02:00
2008-10-18 21:54:03 +02:00
2008-05-21 00:14:08 +02:00
2001-04-28 17:59:11 +00:00
2005-10-13 16:45:02 +02:00
2008-10-24 15:10:47 -05:00
2009-08-28 17:12:41 -05:00
2009-07-02 11:15:57 -05:00
2009-02-16 18:05:55 -06:00
2009-09-24 12:04:57 -05:00
2008-07-18 12:30:50 +02:00
2008-10-18 21:54:03 +02:00
2008-10-18 21:54:03 +02:00
2008-10-18 21:54:03 +02:00
2003-06-27 21:31:46 +00:00
2000-11-20 17:21:10 +00:00
2009-09-15 21:30:09 -05:00
2009-04-05 00:27:57 +02:00
2009-07-14 00:02:41 +02:00
2003-06-27 21:31:46 +00:00
2003-06-27 21:31:46 +00:00
2001-04-28 17:59:11 +00:00
2008-05-21 00:14:08 +02:00
2003-06-27 21:31:46 +00:00
2008-05-21 00:14:08 +02:00
2001-04-28 17:59:11 +00:00
2008-10-18 21:54:03 +02:00
2000-08-21 15:05:47 +00:00
2009-03-20 22:39:15 +01:00