Files
u-boot-tk1-som/arch/arm/include/asm
Nishanth Menon 76cff2b108 ARM: DRA74-evm: Use SMA_1 spare register to workaround DP83865 phy on SR2.0
DP83865 ethernet phy used on DRA74x-evm is quirky and the datasheet
provided IODELAY values for standard RGMII phys do not work.

Silicon Revision(SR) 2.0 provides an alternative bit configuration
that allows us to do a "gross adjustment" to launch the data off a
different internal clock edge. Manual IO Delay overrides are still
necessary to fine tune the clock-to-data delays. This is a necessary
workaround for the quirky ethernet Phy we have on the platform.

NOTE: SMA registers are spare "kitchen sink" registers that does
contain bits for other workaround as necessary as well. Hence the
control for the same is introduced in a generic SoC specific, board
generic location.

Signed-off-by: Nishanth Menon <nm@ti.com>
Reviewed-by: Tom Rini <trini@konsulko.com>
2015-08-28 12:33:13 -04:00
..
2015-08-02 11:05:06 +02:00
2015-08-12 20:47:36 -04:00
2015-02-25 07:59:50 +01:00
2015-05-28 08:18:24 -04:00
2015-07-10 10:10:48 +02:00
2015-04-22 12:14:55 -04:00
2014-07-04 19:57:22 +02:00
2015-08-24 20:30:37 +02:00
2015-06-15 10:57:26 -04:00
2014-04-08 00:15:12 +02:00
2012-05-15 08:31:26 +02:00
2015-04-16 11:27:15 +02:00
2014-01-09 16:08:44 +01:00