Stephen Warren 8165e34bf4
usb: ehci: fully align interrupt QHs/QTDs ...
These data structures are passed to cache-flushing routines, and hence
must be conform to both the USB the cache-flusing alignment requirements.
That means aligning to USB_DMA_MINALIGN. This is important on systems
where cache lines are >32 bytes.
Signed-off-by: Stephen Warren <swarren@nvidia.com >
2014-03-10 18:53:36 +01:00
2014-02-19 11:07:50 -05:00
2014-02-20 12:00:27 -05:00
2014-02-20 06:46:56 +01:00
2014-03-04 12:15:29 -05:00
2013-10-31 13:26:01 -04:00
2014-02-21 11:06:13 -05:00
2014-03-04 12:15:29 -05:00
2014-02-20 12:00:27 -05:00
2013-10-31 13:26:01 -04:00
2014-03-04 12:15:01 -05:00
2014-03-04 12:15:30 -05:00
2014-02-19 11:07:50 -05:00
2014-02-26 16:49:58 -05:00
2013-10-31 13:26:01 -04:00
2014-01-06 08:49:58 +01:00
2014-03-04 09:27:35 -05:00
2014-03-07 10:59:06 -05:00
2014-03-07 10:59:06 -05:00
2014-03-04 12:15:01 -05:00
2013-10-31 13:26:01 -04:00
2014-02-24 10:56:33 -05:00
2013-11-17 14:11:31 -05:00
2014-02-19 11:07:50 -05:00
2014-03-04 09:27:36 -05:00
2013-10-31 13:26:01 -04:00
2014-02-21 08:00:22 -05:00
2014-01-08 17:26:17 -07:00
2013-10-31 13:26:01 -04:00
2014-03-10 18:53:36 +01:00
2014-02-03 15:36:14 +09:00
2013-11-09 22:59:47 +01:00
2013-11-17 14:11:31 -05:00
8165e34bf4