Marcel Ziswiler
adf4800d85
mtd/nand/tegra: alignment workaround
Integrate cache alignment bounce buffer to workaround issues as follows:
Loading file '/boot/zImage' to addr 0x01000000 with size 4499152 (0x0044a6d0)...
ERROR: v7_dcache_inval_range - start address is not aligned - 0x1f7f0108
ERROR: v7_dcache_inval_range - stop address is not aligned - 0x1f7f1108
Done
Kernel image @ 0x1000000 [ 0x000000 - 0x44a6d0 ]
Starting kernel ...
undefined instruction
pc : [<005ff03c>] lr : [<0000800c>]
sp : 0144b6e8 ip : 01000188 fp : 0144a6c8
r10: 00000000 r9 : 411fc090 r8 : 00000100
r7 : 00000cfb r6 : 0144a6d0 r5 : 00000000 r4 : 00008000
r3 : 0000000c r2 : 00000100 r1 : 00000cfb r0 : 00000000
Flags: nZCv IRQs off FIQs off Mode SVC_32
Resetting CPU ...
Signed-off-by: Marcel Ziswiler <marcel.ziswiler@toradex.com>
Acked-by: Stephen Warren <swarren@nvidia.com>
Signed-off-by: Tom Warren <twarren@nvidia.com>
2015-08-13 13:06:02 -07:00
..
2015-04-29 18:51:49 -06:00
2015-07-23 08:30:58 +02:00
2014-07-22 16:25:54 -07:00
2015-07-21 17:39:30 -06:00
2015-08-12 20:47:44 -04:00
2015-07-14 18:03:16 -06:00
2015-08-12 20:47:46 -04:00
2015-08-08 14:14:30 +02:00
2015-08-12 20:47:44 -04:00
2015-07-27 15:53:52 -07:00
2014-11-06 11:04:39 -05:00
2015-08-08 14:14:04 +02:00
2015-08-12 20:48:06 -04:00
2015-04-10 14:23:23 +02:00
2015-08-12 20:47:44 -04:00
2015-08-12 20:47:36 -04:00
2015-08-12 20:47:44 -04:00
2014-06-19 17:53:58 -04:00
2015-08-12 20:47:44 -04:00
2015-08-13 07:20:44 -04:00
2015-08-13 13:06:02 -07:00
2015-08-13 07:19:41 -04:00
2015-08-06 07:31:13 -06:00
2015-01-05 12:08:55 -05:00
2015-08-12 20:48:00 -04:00
2015-05-26 14:13:12 +02:00
2015-08-03 12:06:36 -07:00
2015-07-21 17:39:32 -06:00
2015-08-12 20:47:44 -04:00
2015-08-12 20:48:08 -04:00
2014-10-23 11:27:28 -04:00
2015-08-12 20:47:44 -04:00
2015-08-12 20:48:02 -04:00
2015-07-10 10:15:19 +02:00
2015-05-14 18:49:33 -06:00
2013-10-31 13:26:01 -04:00
2015-08-12 20:47:48 -04:00
2015-08-12 20:47:44 -04:00
2015-03-25 16:52:16 +01:00
2015-07-21 17:39:29 -06:00
2015-07-21 17:39:29 -06:00