Files
u-boot-tk1-som/include/asm-ppc
Trent Piepho a5d212a263 mpc8xxx: LCRR[CLKDIV] is sometimes five bits
On newer CPUs, 8536, 8572, and 8610, the CLKDIV field of LCRR is five bits
instead of four.

In order to avoid an ifdef, LCRR_CLKDIV is set to 0x1f on all systems.  It
should be safe as the fifth bit was defined as reserved and set to 0.

Code that was using a hard coded 0x0f is changed to use LCRR_CLKDIV.

Signed-off-by: Trent Piepho <tpiepho@freescale.com>
Acked-by: Kumar Gala <galak@kernel.crashing.org>
Acked-by: Jon Loeliger <jdl@freescale.com>
2008-12-19 18:20:25 -06:00
..
2008-05-21 00:14:08 +02:00
2008-10-18 21:54:03 +02:00
2008-05-21 00:14:08 +02:00
2001-04-28 17:59:11 +00:00
2005-10-13 16:45:02 +02:00
2008-10-24 15:10:47 -05:00
2008-10-18 21:54:03 +02:00
2008-05-21 00:14:08 +02:00
2000-08-21 15:05:47 +00:00
2008-10-18 21:54:03 +02:00
2008-12-04 03:15:43 -06:00
2008-10-18 21:54:03 +02:00
2008-03-02 21:44:59 +01:00
2008-07-18 12:30:50 +02:00
2008-10-18 21:54:03 +02:00
2008-10-18 21:54:03 +02:00
2008-10-18 21:54:03 +02:00
2003-06-27 21:31:46 +00:00
2000-11-20 17:21:10 +00:00
2003-06-27 21:31:46 +00:00
2003-06-27 21:31:46 +00:00
2001-04-28 17:59:11 +00:00
2008-05-21 00:14:08 +02:00
2003-06-27 21:31:46 +00:00
2008-05-21 00:14:08 +02:00
2001-04-28 17:59:11 +00:00
2008-10-18 21:54:03 +02:00
2000-08-21 15:05:47 +00:00