Files
u-boot-tk1-som/arch/powerpc/include/asm
York Sun c3678b0937 powerpc/mpc85xx: Add workaround for erratum A007212
Erratum A007212 for DDR is about a runaway condition for DDR PLL
oscilliator. Please refer to erratum document for detail.
For this workaround to work, DDR PLL needs to be disabled in RCW.
However, u-boot needs to know the expected PLL ratio. We put the
ratio in a reserved field RCW[18:23]. U-boot will skip this workaround
if DDR PLL ratio is set, or the reserved field is not set.

Workaround for erratum A007212 applies to selected versions of
B4/T4 SoCs. It is safe to apply the workaround to all versions. It
is helpful for upgrading SoC without changing u-boot. In case DDR
PLL is disabled by RCW (part of the erratum workaround), we need this
u-boot workround to bring up DDR clock.

Signed-off-by: York Sun <yorksun@freescale.com>
2014-04-22 17:58:48 -07:00
..
2010-04-21 23:42:38 +02:00
2010-04-21 23:42:38 +02:00
2013-11-08 15:25:13 -05:00
2010-04-21 23:42:38 +02:00
2010-04-21 23:42:38 +02:00
2010-04-21 23:42:38 +02:00
2013-08-09 12:41:42 -07:00
2014-04-22 17:58:47 -07:00
2013-11-08 15:25:13 -05:00
2010-04-21 23:42:38 +02:00
2010-04-21 23:42:38 +02:00
2010-04-21 23:42:38 +02:00
2010-04-21 23:42:38 +02:00
2010-04-21 23:42:38 +02:00
2013-09-20 10:30:54 -04:00
2013-09-20 10:30:54 -04:00
2013-09-20 10:30:54 -04:00
2010-04-21 23:42:38 +02:00
2010-04-21 23:42:38 +02:00
2012-12-11 13:17:34 -07:00
2010-04-21 23:42:38 +02:00
2014-04-18 10:42:29 -04:00
2010-04-21 23:42:38 +02:00