York Sun f80d6472b4
driver/ddr/fsl: Fix DDR4 driver ...
When accumulated ECC is enabled, the DQ_MAP for ECC[4:7] needs to be set
to 0, i.e. 0->0, 1->1, etc., required by controller logic, even these pins
are not actually connected.
Also fix a bug when reading from DDR register to use proper accessor for
correct endianess.
Signed-off-by: York Sun <yorksun@freescale.com >
2014-09-25 08:36:20 -07:00
2014-02-19 11:07:50 -05:00
2014-09-09 15:32:32 +02:00
2014-07-22 16:25:54 -07:00
2014-09-23 12:44:31 -06:00
2014-06-19 11:19:04 -04:00
2014-09-25 08:36:20 -07:00
2014-07-23 14:08:37 +01:00
2014-09-02 14:29:28 +02:00
2014-08-09 11:17:04 -04:00
2014-06-11 16:27:05 -04:00
2014-09-10 12:59:59 -06:00
2014-02-19 11:07:50 -05:00
2014-09-08 10:30:32 -07:00
2014-07-23 14:07:23 +01:00
2014-06-19 17:53:58 -04:00
2014-08-06 00:18:01 +05:30
2014-09-08 10:30:34 -07:00
2014-09-25 08:36:17 -07:00
2014-09-17 18:01:04 -04:00
2014-09-09 17:24:49 +02:00
2014-08-21 12:01:12 -04:00
2014-08-08 10:29:41 +02:00
2014-07-23 12:25:42 +02:00
2014-09-08 10:30:33 -07:00
2014-08-14 14:45:58 +02:00
2014-09-23 12:44:30 -06:00
2014-07-07 19:42:34 -04:00
2014-08-06 00:18:01 +05:30
2014-07-07 19:43:01 -04:00
2013-10-31 13:26:01 -04:00
2014-09-19 00:11:21 +02:00
2014-09-12 11:27:46 -04:00
2014-09-08 10:30:32 -07:00
2014-07-23 12:25:42 +02:00
f80d6472b4