Files
u-boot-tk1-som/drivers
Shengzhou Liu d8e5163ad8 drivers/ddr/fsl: Update clk_adjust of sdram_clk_cntl
The clk_adjust is of SDRAM_CLK_CNTL[5:8] 4-bits on MPC85xx and P-series,
but is of SDRAM_CLK_CNTL[5:9] 5-bits on T-series and LS-series SoCs.
We should update it to adapt the case that clk_adjust is odd data.

Signed-off-by: Shengzhou Liu <Shengzhou.Liu@nxp.com>
Reviewed-by: York Sun <york.sun@nxp.com>
2016-06-03 14:06:35 -07:00
..
2015-11-02 10:38:00 +09:00
2016-05-27 20:34:12 -04:00
2016-05-24 11:15:02 +02:00
2016-05-27 20:34:12 -04:00
2016-01-27 15:32:05 +01:00
2016-05-26 20:48:31 -06:00
2016-02-05 12:47:21 +08:00
2016-05-25 17:52:39 +02:00
2016-02-06 12:00:59 +01:00
2016-03-14 19:21:44 -04:00
2016-05-26 20:48:31 -06:00
2016-05-26 20:48:31 -06:00