Files
u-boot-tk1-som/include
York Sun ee52b188ca powerpc/t4qds: Add T4QDS board
The T4240QDS is a high-performance computing evaluation, development and
test platform supporting the T4240 QorIQ Power Architecture™ processor.

SERDES Connections
  32 lanes grouped into four 8-lane banks
  Two “front side” banks dedicated to Ethernet
  Two “back side” banks dedicated to other protocols
DDR Controllers
  Three independant 64-bit DDR3 controllers
  Supports rates up to 2133 MHz data-rate
  Supports two DDR3/DDR3LP UDIMM/RDIMMs per controller
QIXIS System Logic FPGA

Each DDR controller has two DIMM slots. The first slot of each controller
has up to 4 chip selects to support single-, dual- and quad-rank DIMMs.
The second slot has only 2 chip selects to support single- and dual-rank
DIMMs. At any given time, up to total 4 chip selects can be used.

Detail information can be found in doc/README.t4qds

Signed-off-by: York Sun <yorksun@freescale.com>
Signed-off-by: Andy Fleming <afleming@freescale.com>
Signed-off-by: Kumar Gala <galak@kernel.crashing.org>
Signed-off-by: Prabhakar Kushwaha <prabhakar@freescale.com>
Signed-off-by: Shengzhou Liu <Shengzhou.Liu@freescale.com>
Signed-off-by: Roy Zang <tie-fei.zang@freescale.com>
Signed-off-by: Andy Fleming <afleming@freescale.com>
2012-10-22 15:52:46 -05:00
..
2012-10-22 15:52:46 -05:00
2012-10-15 11:53:47 -07:00
2010-04-13 09:13:04 +02:00
2012-08-09 23:42:20 +02:00
2011-08-01 15:19:40 +02:00
2012-05-15 08:31:37 +02:00
2012-05-15 08:31:30 +02:00
2011-08-04 23:34:02 +02:00
2011-08-01 15:19:40 +02:00
2010-01-27 21:23:14 +01:00
2008-05-21 00:14:08 +02:00
2012-03-18 20:10:02 +01:00
2008-05-10 11:44:55 +02:00
2008-05-21 00:14:08 +02:00
2008-05-21 00:14:08 +02:00
2012-03-27 22:05:28 +02:00
2012-10-15 11:53:59 -07:00
2009-10-27 20:58:25 +01:00
2012-09-01 16:21:50 +02:00
2009-01-24 00:23:09 +01:00
2008-05-21 00:14:08 +02:00
2009-09-04 21:54:52 +02:00
2011-10-22 01:22:21 +02:00
2010-09-19 19:29:47 +02:00
2011-08-04 23:34:02 +02:00
2008-03-26 23:38:54 +01:00
2012-10-22 14:31:25 -05:00
2011-08-01 15:19:40 +02:00
2012-10-22 14:31:25 -05:00
2012-05-15 08:31:34 +02:00
2009-10-13 06:17:35 -05:00
2012-05-25 09:15:10 +02:00
2008-10-18 21:54:03 +02:00
2008-10-18 21:54:03 +02:00
2008-10-18 21:54:03 +02:00
2008-10-18 21:54:03 +02:00
2008-10-18 21:54:03 +02:00
2012-09-26 12:36:32 -05:00
2008-05-21 00:14:08 +02:00
2008-05-21 00:14:08 +02:00
2010-03-21 22:44:42 +01:00
2008-05-21 00:14:08 +02:00
2008-05-21 00:14:08 +02:00
2008-05-21 00:14:08 +02:00
2008-05-21 00:14:08 +02:00
2008-10-18 21:54:03 +02:00
2012-03-12 11:06:48 -04:00
2008-05-21 00:14:08 +02:00
2010-03-12 23:06:04 +01:00
2012-03-30 22:46:00 +02:00
2012-03-26 23:09:23 +02:00
2012-05-15 08:31:34 +02:00
2011-10-05 22:03:11 +02:00
2011-03-27 19:19:54 +02:00
2008-10-18 21:54:03 +02:00
2008-05-21 00:14:08 +02:00
2008-05-21 00:14:08 +02:00
2012-05-20 08:32:32 +02:00
2011-08-04 23:34:02 +02:00
2011-08-04 23:34:02 +02:00
2011-08-01 15:19:40 +02:00
2012-10-01 10:02:14 -07:00
2011-06-22 20:00:51 +02:00
2009-10-03 10:17:56 +02:00
2008-05-21 00:14:08 +02:00
2012-05-15 08:31:40 +02:00
2011-12-07 08:45:51 +01:00
2012-05-15 08:31:37 +02:00
2011-04-29 07:32:48 -05:00
2011-09-30 22:00:55 +02:00
2012-05-15 08:31:25 +02:00
2009-01-28 19:57:27 +01:00
2008-05-21 00:14:08 +02:00
2008-05-21 00:14:08 +02:00
2011-08-01 15:19:40 +02:00
2012-10-15 11:53:59 -07:00
2008-10-18 21:54:03 +02:00
2010-05-28 10:56:04 -04:00
2011-08-01 15:19:40 +02:00