Files
u-boot-tk1-som/board
Roy Zang 9458f6d83a T4/serdes: fix the serdes clock frequency
Reverse the bit sequence to set and display serdes clock frequency
correctly. The correct bit maps in BRDCFG2 are
0	1	2	3	4	5	6	7
S1RATE[1:0]	S2RATE[1:0] 	S3RATE[1:0] 	S4RATE[1:0]

Signed-off-by: Roy Zang <tie-fei.zang@freescale.com>
Signed-off-by: Andy Fleming <afleming@freescale.com>
2013-05-14 16:00:25 -05:00
..
2011-11-27 19:44:21 +01:00
2013-04-01 16:33:52 -04:00
2010-12-09 10:25:56 +01:00
2013-04-01 16:33:52 -04:00
2013-04-01 16:33:52 -04:00
2012-02-12 15:03:25 -05:00
2011-10-15 22:20:36 +02:00
2013-02-08 22:32:38 -05:00
2010-12-09 10:25:56 +01:00
2010-12-09 10:25:56 +01:00
2013-04-01 16:33:52 -04:00
2011-10-15 22:20:36 +02:00
2013-04-01 16:33:52 -04:00
2013-04-01 16:33:52 -04:00
2012-12-17 15:38:14 +01:00
2013-03-09 08:22:57 +01:00
2012-10-15 11:54:14 -07:00
2011-10-15 22:20:36 +02:00
2011-10-15 22:20:36 +02:00
2012-03-26 23:09:23 +02:00
2013-04-22 09:53:53 +02:00
2013-04-01 16:33:52 -04:00
2011-10-15 22:20:36 +02:00
2013-04-15 16:13:51 -07:00
2010-12-09 10:25:56 +01:00
2010-12-09 10:25:56 +01:00
2010-11-28 21:45:32 +01:00
2012-02-12 15:03:25 -05:00
2013-04-01 16:33:52 -04:00
2013-04-01 16:33:52 -04:00
2013-04-01 16:33:52 -04:00
2012-10-04 16:59:13 +02:00
2013-04-01 16:33:52 -04:00
2011-10-15 22:20:36 +02:00